

FIG. 1

REPLACEMENT SHEET

PARAMETER	MEANING	TYPICAL VALUE
N	NUMBER OF INPUT AND OUTPUT PORTS	64
L	NUMBER OF INPUT AND OUTPUT LINES	512
R	NUMBER OF LINES PER PORT	8
K	NUMBER OF CLASSES	8
M	NUMBER OF SCHEDULING MODULES	16
S	NUMBER OF PIPELINE STAGES PER SCHEDULING MODULE	1
C	NUMBER OF CELLS PER SUPER-CELL	8

FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7

REPLACEMENT SHEET

MODULES	M1		DELAY	M2		DELAY	M3		DELAY	M4		DELAY
STAGES	s1 p1 p2	s2 p5 p6		s3 p9 p10	s4 p13 p14		s5 p17 p18	s6 p21 p22		s7 p25 p26	s8 p29 p30	
PORTS	p3 p4	p7 p8		p11 p12	p15 p16		p19 p20	p23 p24		p27 p28	p31 p32	
TIME SLOTS ↓	13	1	14	2	15	3	16	4	17	5	18	6
	24	12	13	1	14	2	15	3	16	4	17	5
	23	11	24	12	13	1	14	2	15	3	16	4
	22	10	23	11	24	12	13	1	14	2	15	3
	21	9	22	10	23	11	24	12	13	1	14	2
	20	8	21	9	22	10	23	11	24	12	13	1
	19	7	20	8	21	9	22	10	23	11	24	12
	18	6	19	7	20	8	21	9	22	10	23	11
	17	5	18	6	19	7	20	8	21	9	22	10
	16	4	17	5	18	6	19	7	20	8	21	9
	15	3	16	4	17	5	18	6	19	7	20	8
	14	2	15	3	16	4	17	5	18	6	19	7

FIG. 8




FIG. 9




FIG. 10





FIG. 11




FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A

REPLACEMENT SHEET




FIG. 14B

REPLACEMENT SHEET




FIG. 15

REPLACEMENT SHEET




FIG. 16




FIG. 17




FIG. 18